

## CMOS EXPANDABLE 4-WIDE, 2-INPUT AND-OR INVERT GATE

### FEATURES

- Medium-speed operation —  $t_{pHL} = 90$  ns;  
 $t_{pLH} = 140$  ns (typ.) at 10 V
- INHIBIT and ENABLE inputs
- Buffered outputs
- 100% tested for quiescent current at 15 V
- Maximum input leakage current of  $1\mu A$  over full package-temperature range; 100 nA at 15 V and 25° C
- Noise margin (over full package temperature range):
  - 1 V at  $V_{DD} = 5$  V
  - 2 V at  $V_{DD} = 10$  V
  - 2.5 V at  $V_{DD} = 15$  V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"




### DESCRIPTION

The 4086B contains one 4-wide 2-input AND-OR-INVERT gate with an INHIBIT/ $\overline{EXP}$  input and an ENABLE/ $\overline{EXP}$  input. For a 4-wide A-O-I-function INHIBIT/ $\overline{EXP}$  is tied to  $V_{SS}$  and ENABLE/ $\overline{EXP}$  to  $V_{DD}$ . See Fig. 2 and its associated explanation for applications where a capability greater than 4-wide is required.

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply Voltage Range (For $T_A =$ Full Package Temperature Range)	3	18	V



ELECTRICAL CHARACTERISTICS

STATIC CHARACTERISTICS<sup>1</sup>

PARAMETER	V <sub>DD</sub> (Vdc)	CONDITIONS	T <sub>LOW</sub> <sup>2</sup>		+25°C			T <sub>HIGH</sub> <sup>2</sup>		Units
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	I <sub>DD</sub>	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub> All valid input combinations	—	0.05	—	0.0005	0.05	—	1.5	μAdc
			—	0.10	—	0.001	0.10	—	3.0	
			—	0.20	—	0.002	0.20	—	6.0	

NOTES: <sup>1</sup> Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

<sup>2</sup> T<sub>LOW</sub> = -55°C for C  
 = -40°C for E  
 T<sub>HIGH</sub> = +125°C for C  
 = + 85°C for E

ABSOLUTE MAXIMUM RATINGS

DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)  
 (Voltages referenced to V<sub>SS</sub> Terminal) . . . . . -0.5 to + 18 V

INPUT VOLTAGE RANGE,  
 ALL INPUTS . . . . . -0.5 to V<sub>DD</sub> + 0.5 V

DC INPUT CURRENT,  
 ANY ONE INPUT . . . . . ±10 mA

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):  
 For T<sub>A</sub> = -40 to +60°C  
 (PACKAGE TYPE E) . . . . . 500 mW  
 For T<sub>A</sub> = +60 to +85°C  
 (PACKAGE TYPE E) . . . . . Derate Linearly  
 at 12 mW/°C to 200 mW  
 For T<sub>A</sub> = -55 to +100°C  
 (PACKAGE TYPES D, C, F) . . . . . 500 mW  
 For T<sub>A</sub> = +100 to +125°C  
 (PACKAGE TYPES D, C, F) . . . . . Derate  
 Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION  
 PER OUTPUT TRANSISTOR  
 For T<sub>A</sub> = FULL PACKAGE-TEMPERATURE  
 RANGE (All Package Types) . . . . . 100 mW

OPERATING TEMPERATURE RANGE (T<sub>A</sub>):  
 PACKAGE TYPE C . . . . . -55 to +125°C  
 PACKAGE TYPE E . . . . . -40 to +85°C


STORAGE TEMPERATURE  
 RANGE (T<sub>stg</sub>) . . . . . -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):  
 At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)  
 from case for 10 s max. . . . . +265°C

DYNAMIC ELECTRICAL CHARACTERISTICS


(T<sub>A</sub> = 25°C; Input t<sub>r</sub>, t<sub>f</sub> = 20ns, C<sub>L</sub> = 50pF, R<sub>L</sub> = 200K(Ω))

CHARACTERISTIC	CONDITIONS		LIMITS		UNITS
	V <sub>DD</sub> (V)		TYP.	MAX.	
Propagation Delay Time (Data)	5		275	450	ns
	10		90	180	
	15		60	120	
High-to-Low Level, t <sub>PHL</sub>	5		350	700	ns
	10		140	280	
	15		100	200	
Low-to-High Level, t <sub>PLH</sub>	5		150	300	ns
	10		60	120	
	15		40	80	
Propagation Delay Time (Inhibit) High-to-Low Level, t <sub>PHL(INH)</sub>	5		250	500	ns
	10		100	200	
	15		70	140	
Transition Time, t <sub>THL</sub> - t <sub>TLH</sub>	5		100	200	ns
	10		50	100	
	15		40	80	
Input Capacitance C <sub>IN</sub>	Any Input		5	7.5	pF



\*ALL INPUTS PROTECTED BY STANDARD CMOS PROTECTION NETWORK.

Fig. 3 shows two 4086's utilized to obtain an 8-wide 2-input A-O-I function. The output (J1) of one 4086 is fed directly to the ENABLE/EXP2 line of the second 4086. In a similar fashion, any NAND gate output can be fed directly into the ENABLE/EXP input to obtain a 5-wide A-O-I function. In addition, any AND gate output can be fed directly into the INHIBIT/EXP input with the same result.



;; XT81-C181-E191-G1N-A282-C2 D2 F2 F2-72 R2  
 TWO 4086'S CONNECTED  
 AS AN 8-WIDE 2-INPUT A-O-I GATE