

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package	
BV _{DGS}	(max)	(min)	TO-92	
240V	6.0Ω	1.0A	VN2406L	
240V	10Ω	1.0A	VN2410L	

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- ☐ High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*} Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Option



11/12/01

Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{jc} °C/W	θ _{ja} °C/W	I _{DR} *	I _{DRM}
TO-92	0.9A	5.0A	1.0W	125	170	0.18A	1.7A

^{*} I_D (continuous) is limited by max rated T_i .

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage		240			V	$V_{GS} = 0V, I_{D} = 0.1 mA$	
V _{GS(th)}	Gate Threshold Voltage		0.8		2	V	$V_{GS} = V_{DS}, I_D = 1mA$	
I _{GSS}	Gate Body Leakage				100	nA	$V_{GS} = 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current				10		$V_{GS} = 0V, V_{DS} = 120V$	
					500	μΑ	$V_{GS} = 0V, V_{DS} = 120V$ $T_A = 125^{\circ}C$	
I _{D(ON)}	ON-State Drain Current		1.0			Α	$V_{GS} = -10V, V_{DS} = 15V$	
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance	All			10	Ω	$V_{GS} = 2.5V, I_D = 0.1A$	
		VN2410			10		$V_{GS} = 10V, I_D = 0.5A$	
		VN2406			6		$V_{GS} = 10V, I_D = 0.5A$	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature			1.0	1.4	%/°C	$V_{GS} = 10V, I_D = 0.55A$	
G_{FS}	Forward Transconductance		300			m&	$V_{DS} = 10V, I_{D} = 0.5A$	
C _{ISS}	Input Capacitance				125	pF		
C _{OSS}	Common Source Output Capacitance				50		$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz	
C_{RSS}	Reverse Transfer Capacitance				20			
$t_{d(ON)}$	Turn-ON Delay Time				8			
t _r	Rise Time				8	ns	$V_{DD} = 60V$ $I_{D} = 0.4A$ $R_{GEN} = 25\Omega$	
t _{d(OFF)}	Turn-OFF Delay Time				23			
t _f	Fall Time				24			
V _{SD}	Diode Forward Voltage Drop	VN2410		1.2		V	$V_{GS} = 0V, I_{SD} = 0.19A$	
				1.2		V	$V_{GS} = 0V, I_{SD} = 0.8A$	

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

10%

2. All A.C. parameters sample tested.


 V_{DD}

0V

OUTPUT

INPUT t_{ON} t_{OFF} t_{COFF}

Switching Waveforms and Test Circuit





- OUTPUT

D.U.T.



10%

90%