

## MM54C48/MM74C48 BCD-to-7 Segment Decoder


### General Description

The MM54C48/MM74C48 BCD-to-7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide test-blanking input/ripple-blanking output, and ripple-blanking inputs.

### Features

- Wide supply voltage range 3.0V to 15V
- Guaranteed noise margin 1.0V
- High noise immunity 0.45 V<sub>CC</sub> (typ.)
- Low power fan out of 2 driving 74L
- High current sourcing output (up to 50 mA)
- Ripple blanking for leading or trailing zeros (optional)
- Lamp test provision

### Connection Diagram




TL/F/5883-1

Top View


Order Number MM54C48 or MM74C48

### Segment Identification



TL/F/5883-2

### Numerical Designations and Resultant Displays



TL/F/5883-3

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin	-0.3V to $V_{CC} + 0.3V$
Operating Temperature Range	-55°C to +125°C
MM54C48	-40°C to +85°C
MM74C48	-65°C to +150°C
Storage Temperature Range	-65°C to +150°C

Power Dissipation	700 mW
Dual-In-Line	500 mW
Small Outline	3.0V to 15V
Operating $V_{CC}$ Range	18V
Absolute Maximum $V_{CC}$	260°C
Lead Temperature (Soldering, 10 seconds)	

## DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CMOS to CMOS</b>						
$V_{IN(1)}$	Logical "1" Input Voltage	$V_{CC} = 5.0V$	3.5			V
		$V_{CC} = 10V$	8.0			V
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 5.0V$			1.5	V
		$V_{CC} = 10V$			2.0	V
$V_{OUT(1)}$	Logical "1" Output Voltage (RB Output Only)	$V_{CC} = 5.0V, I_O = -10 \mu A$	4.5			V
		$V_{CC} = 10V, I_O = -10 \mu A$	9.0			V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 5.0V, I_O = 10 \mu A$			0.5	V
		$V_{CC} = 10V, I_O = 10 \mu A$			1.0	V
$I_{IN(1)}$	Logical "1" Input Current	$V_{CC} = 15.0V, V_{IN} = 15V$		0.005	1.0	$\mu A$
$I_{IN(0)}$	Logical "0" Input Current	$V_{CC} = 15.0V, V_{IN} = 0V$	-1.0	-0.005		$\mu A$
$I_{CC}$	Supply Current	$V_{CC} = 15V$		0.05	300	$\mu A$

## CMOS/LPTTL INTERFACE

$V_{IN(1)}$	Logical "1" Input Voltage	54C, $V_{CC} = 4.5V$	$V_{CC} - 1.5$			V
		74C, $V_{CC} = 4.75V$	$V_{CC} - 1.5$			V
$V_{IN(0)}$	Logical "0" Input Voltage	54C, $V_{CC} = 4.5V$			0.8	V
		74C, $V_{CC} = 4.75V$			0.8	V
$V_{OUT(1)}$	Logical "1" Output Voltage (RB Output Only)	54C, $V_{CC} = 4.5V, I_O = -50 \mu A$	2.4			V
		74C, $V_{CC} = 4.75V, I_O = -50 \mu A$	2.4			V
$V_{OUT(0)}$	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V, I_O = 360 \mu A$			0.4	V
		74C, $V_{CC} = 4.75V, I_O = 360 \mu A$			0.4	V

## OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

$I_{SOURCE}$	Output Source Current (P-Channel)(RB Output Only)	$V_{CC} = 4.75V, V_{OUT} = 0.4V$			-0.80	mA
		$V_{CC} = 10V, V_{OUT} = 0.5V$			-4.0	mA
$I_{SINK}$	Output Sink Current (N-Channel)	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$ $T_A = 25^\circ C$	1.75	3.6		mA
$I_{SINK}$	Output Sink Current (N-Channel)	$V_{CC} = 10V, V_{OUT} = V_{CC}$ $T_A = 25^\circ C$	8.0	16		mA
$I_{SOURCE}$	Output Source Current (NPN Bipolar)	$V_{CC} = 5.0V, V_{OUT} = 3.4V$	-20	-50		mA
		$V_{CC} = 5.0V, V_{OUT} = 3.0V$		-65		mA
		$V_{CC} = 10V, V_{OUT} = 8.4V$	-20	-50		mA
		$V_{CC} = 10V, V_{OUT} = 8.0V$		-65		mA

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:** Capacitance is guaranteed by periodic testing.

**Note 3:**  $C_{PD}$  determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note, AN-90.


## AC Electrical Characteristics\* $T_A = 25^\circ\text{C}$ , $C_L = 50\text{ pF}$ , unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{pd0}$ , $t_{pd1}$	Propagation Delay to a "1" or "0" on Segment Outputs from Data Inputs	$V_{CC} = 5.0\text{V}$		450	1500	ns
		$V_{CC} = 10\text{V}$		160	500	ns
$t_{pd0}$	Propagation Delay to a "0" on Segment Outputs from RB Input	$V_{CC} = 5.0\text{V}$		500	1600	ns
		$V_{CC} = 10\text{V}$		180	550	ns
$t_{pd0}$	Propagation Delay to a "0" on Segment Outputs from Blanking Input	$V_{CC} = 5.0\text{V}$		350	1200	ns
		$V_{CC} = 10\text{V}$		140	450	ns
$t_{pd1}$	Propagation Delay to a "1" on Segment Outputs from Lamp Test	$V_{CC} = 5.0\text{V}$		450	1500	ns
		$V_{CC} = 10\text{V}$		160	500	ns
$t_{pd1}$	Propagation Delay to a "1" on RB Output from RB Input	$V_{CC} = 5.0\text{V}$		600	2000	ns
		$V_{CC} = 10\text{V}$		250	800	ns
$t_{pd0}$	Propagation Delay to a "0" on RB Output from RB Input	$V_{CC} = 5.0\text{V}$		140	450	ns
		$V_{CC} = 10\text{V}$		50	150	ns

\*AC Parameters are guaranteed by DC correlated testing.

## Typical Applications

Typical Connection Utilizing the Ripple-Blanking Feature




TL/F/5883-4

First three stages will blank leading zeros, the fourth stage will not blank zeros.

## Typical Applications (Continued)


### Blanking Input Connection Diagram



TL/F/5883-5

When RBO/BI is forced low, all segment outputs are off regardless of the state of any other input condition.


### Light Emitting Diode (LED) Readout



TL/F/5883-7


TL/F/5883-6

### Incandescent Readout



TL/F/5883-8


### Fluorescent Readout



TL/F/5883-9

\*\*A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.

## Typical Applications (Continued)



TL/F/5883-11

Direct DC drive of LC's not recommended for life of LC readouts.

TL/F/5883-10

## Truth Table

Decimal or Function	Inputs						BI/RBO <sup>†</sup>	Outputs							Note
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	H	H	H	H	H	L	1	
1	H	X	L	L	L	H	H	L	H	H	L	L	L	1	
2	H	X	L	L	H	L	H	H	H	L	H	H	L		
3	H	X	L	L	H	H	H	H	H	H	H	L	L		
4	H	X	L	H	L	L	H	L	H	H	L	L	H		
5	H	X	L	H	L	H	H	H	L	H	H	L	H		
6	H	X	L	H	H	L	H	L	L	H	H	H	H		
7	H	X	L	H	H	H	H	H	H	H	L	L	L		
8	H	X	H	L	L	L	H	H	H	H	H	H	H		
9	H	X	H	L	L	H	H	H	H	H	L	L	H		
10	H	X	H	L	H	L	H	L	L	L	H	H	L		
11	H	X	H	L	H	H	H	L	L	H	H	L	L		
12	H	X	H	H	L	L	H	L	H	L	L	L	H		
13	H	X	H	H	L	H	H	H	L	L	H	L	H		
14	H	X	H	H	H	L	H	L	L	L	H	H	H		
15	H	X	H	H	H	H	H	L	L	L	L	L	L		
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	2	
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	3	
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	4	

H = high level, L = low level, X = irrelevant

**Note 1:** The blanking input (BI) must be open when output functions 0–15 are desired. The ripple-blanking input (RBI) must be high, if blanking of a decimal zero is not desired.


**Note 2:** When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.

**Note 3:** When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp-test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).


**Note 4:** When the blanking input/ripple-blanking output (BI/RBO) is open and a low is applied to the lamp-test input, all segment outputs are high.

<sup>†</sup>One BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

**Physical Dimensions** inches (millimeters)



**Ceramic Dual-In-Line Package (J)**  
**Order Number MM54C48J or MM74C48J**  
**NS Package Number J16A**



**Molded Dual-In-Line Package (N)**  
**Order Number MM54C48N or MM74C48N**  
**NS Package Number N16E**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 1111 West Bardin Road  
 Arlington, TX 76017  
 Tel: (800) 272-9959  
 Fax: (800) 737-7018

**National Semiconductor Europe**  
 Fax: (+49) 0-180-530 85 86  
 Email: onjwge@tevm2.nsc.com  
 Deutsch Tel: (+49) 0-180-530 85 85  
 English Tel: (+49) 0-180-532 78 32  
 Français Tel: (+49) 0-180-532 93 58  
 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
 19th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
 Tel: 81-043-299-2309  
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.