

5 Cascaded BCD Counters

The MC14534B is composed of five BCD ripple counters that have their respective outputs multiplexed using an internal scanner. Outputs of each counter are selected by the scanner and appear on four (BCD) pins. Selection is indicated by a logic high on the appropriate digit select pin. Both BCD and digit select outputs have three-state controls providing an "open-circuit" when these controls are high and allowing multiplexing. Cascading may be accomplished by using the carry-out pin. The counters and scanner can be independently reset by applying a high to the counter master reset (MR) and the scanner reset (SR). The MC14534B was specifically designed for application in real time or event counters where continual updating and multiplexed displays are used.

- Four Operating Modes (See truth table)
- Input Error Detection Circuit
- Clock Conditioning Circuits for Slow Transition Inputs
- Counter Sequences on Positive Transition of Clock A
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range



MC14534B



BLOCK DIAGRAM

REV 3 1/94



MAXIMUM RATINGS (Voltages referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	– 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	$-$ 0.5 to V_DD + 0.5	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
ТĻ	Lead Temperature (8–Second Soldering)	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

Characteristic			V _{DD} bol Vdc	– 55°C		25°C			125°C		
				Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	VOL	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	Voh	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	VIL	5.0 10 15	 	1.0 2.0 3.0		1.5 3.0 4.5	1.0 2.0 3.0		1.0 2.0 3.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	VIH	5.0 10 15	4.0 8.0 12		4.0 8.0 12	3.5 7.0 11		4.0 8.0 12		Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	Source	IOH	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2		- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8		- 1.7 - 0.36 - 0.9 - 2.4		mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	lol	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Output Drive Current — Pins (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	1 and 22 Source	ЮН	5.0 10 15	- 0.31 - 0.31 - 0.9		- 0.25 - 0.25 - 0.75	- 0.8 - 0.4 - 1.6		- 0.17 - 0.17 - 0.51		mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	lOL	5.0 10 15	0.024 0.06 1.3	 	0.02 0.05 0.25	0.03 0.09 1.63		0.014 0.035 0.175		mAdc
Input Current		l _{in}	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	—	-	—	—	5.0	7.5	—	—	pF

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance. (continued)

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS) (continued)

		V _{DD}	– 55°C		25°C			125°C		
Characteristic	Symbol	Vdc	Min	Max	Min	Тур #	Max	Min	Max	Unit
Quiescent Current (Per Package)	IDD	5.0 10 15		5.0 10 20		0.010 0.020 0.030	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ŀτ	5.0 10 15	IT	· = (1.0 μA	/kHz) f + l /kHz) f + l /kHz) f + l	DD		Oscillator ;y = 1.0 kH	łz	μAdc
Three–State Leakage Current	ITL	15	—	± 0.1	—	± 0.0001	± 0.1	—	± 3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$


where: IT is in μ A (per package), CL in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25°C, see Figure 1)

Characteristic	Symbol	V _{DD} Vdc	Min	Тур #	Max	Unit
Output Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time, Clock to Q t_{PLH} , $t_{PHL} = (1.8 \text{ ns/pF}) \text{ C}_L + 4.0 \mu\text{s}$ t_{PLH} , $t_{PHL} = (0.8 \text{ ns/pF}) \text{ C}_L + 1.5 \mu\text{s}$ t_{PLH} , $t_{PHL} = (0.6 \text{ ns/pF}) \text{ C}_L + 1.0 \mu\text{s}$	^t PLH, ^t PHL	5.0 10 15	 	4.0 1.5 1.0	8.0 3.0 2.25	μs
Clock to Carry Out tpLH = (1.8 ns/pF) CL + 3.3 μs tpLH = (0.8 ns/pF) CL + 1.1 μs tpLH = (0.6 ns/pF) CL + 0.8 μs	^t PLH	5.0 10 15	 	3.3 1.1 0.8	6.6 2.2 1.7	μs
Master Reset to Q tp _{HL} = (1.8 ns/pF) C _L + 1.8 μs tp _{HL} = (0.8 ns/pF) C _L + 0.6 μs tp _{HL} = (0.6 ns/pF) C _L + 0.5 μs	^t PHL	5.0 10 15	 	1.8 0.6 0.5	3.6 1.2 0.9	μs
Master Reset to Error Out tp _{HL} = (1.8 ns/pF) C _L + 0.57 μs tp _{HL} = (0.8 ns/pF) C _L + 0.19 μs tp _{HL} = (0.6 ns/pF) C _L + 0.11 μs	^t PHL	5.0 10 15		0.6 0.2 0.12	1.5 .5 0.38	μs
Scanner Clock to Q tpLH, tpHL = (1.8 ns/pF) CL + 1.8 μs tpLH, tpHL = (0.8 ns/pF) CL + 0.6 μs tpLH, tpHL = (0.6 ns/pF) CL + 0.5 μs	^t PLH, ^t PHL	5.0 10 15	 	1.8 0.6 0.5	3.6 1.2 0.9	μs
Scanner Clock to Digit Select tpHL, tpLH = (1.8 ns/pF) CL + 1.5 μs tpHL, tpLH = (0.8 ns/pF) CL + 0.5 μs tpHL, tpLH = (0.6 ns/pF) CL + 0.4 μs	^t PLH, ^t PLH	5.0 10 15	 	1.5 0.5 0.4	3.0 1.0 0.75	μs
Propagation Delay Time 3–State Control to Q	^t PHZ	5.0 10 15		75 45 40	150 90 80	ns
	^t PZH	5.0 10 15		120 55 40	240 110 80	ns
	tPLZ	5.0 10 15		120 55 45	240 110 90	ns
	^t PZL	5.0 10 15		160 70 45	320 140 90	ns
Clock Pulse Frequency	f _{Cl}	5.0 10 15		1.0 3.0 5.0	0.5 1.0 1.2	MHz
Clock or Scanner Clock Pulse Width	tWH	5.0 10 15	1000 500 375	500 190 125		ns
Scanner Reset Pulse Width	t _w	5.0 10 15	320 130 80	160 65 40		ns
Scanner Reset Removal Time	trem	5.0 10 15	900 150 100	270 80 50		ns
Master Reset Pulse Width	^t WH(R)	5.0 10 15	2000 600 450	900 300 250		ns
Master Reset Removal Time	trem	5.0 10 15	1060 350 250	550 205 140		ns

* The formulas given are for the typical characteristics only at 25°C. #Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


COUNTER TIMING DIAGRAM



MODE CONTROL TRUTH TABLE

Mode A	Mode B	First Stage Output	Carry to Second Stage	Application
0	0	Normal Count and Display	At 9 to 0 transition of first stage	5-digit Counter
0	1	Inhibited	Input Clock	Test Mode: Clock directly into stages 1, 2, and 4.
1	1	Inhibited	At 4 to 5 transition of first stage	4-digit counter with ÷ 10 and roundoff at front end.
1	0	Counts 3, 4, 5, 6, 7 = 5 Counts 8, 9, 0, 1, 2 = 0	At 7 to 8 transition of first stage	4-digit counter with 1/2 pence capability.


SCANNER TIMING DIAGRAM




NOTE: If Mode B = 1, the first decade is inhibited and S1 will not go high, and the cycle will be shortened to four stages.

DS5 is selected automatically when Scanner Reset goes high.

ERROR DETECTION TIMING DIAGRAM



NOTE: Error detector looks for inverted pulse on Clock B. Whenever a positive edge at Clock A is not accompanied by a negative pulse at Clock B (or vice–versa) within a time period of the one–shots an error is counted. Three errors result in Error Out to go to a "1". If error detection is not needed, tie Clock B high or low and leave Pins 1 and 22 unconnected.




CLOCK SKEW RANGE

NOTES:


- 1. The skew is the time difference between the low-to-high transition of C_A to the high-tolow transition of C_B or vice-versa. Capacitors C1 = C22 tied from pins 1 and 22 to V_{SS} .
- 2. This graph is accurate for C1 = C22 \ge 100 pF.
- 3. When the error detection circuitry in not used, pins 1 and 22 are left open.

APPLICATIONS INFORMATION



* Carry Out is high for a single clock period when all five BCD stages go to zero. (Carry Out also goes high when MR is applied.)

Figure 1. Cascade Operation




When the Q outputs of a given stage are required, this configuration will lock up the selected stage within four clock cycles. The select line feedback may be hardwired or switched.

Figure 2	. Forcing a	a BCD	Stage to t	the Q	Outputs
----------	-------------	-------	------------	-------	---------


c _{ext} I	1•	24	l v _{dd}
MR	2	23	СГОСК В
E _{out} [3	22] C _{ext}
CLOCK A	4	21	3-ST BCD
MODE A	5	20] Q0
MODE B	6	19] Q1
DS1	7	18] Q2
DS2	8	17] Q3
SR [9	16] DS4
SC [10	15] 3–ST DIG
DS5 [11	14] DS3
V _{SS} [12	13	C _{out}

PIN ASSIGNMENT

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

٥



ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

