Dual 4-Bit Latch

The MC14508B dual 4-bit latch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The part consists of two identical, independent 4-bit latches with separate Strobe (ST) and Master Reset (MR) controls. Separate Disable inputs force the outputs to a high impedance state and allow the devices to be used in time sharing bus line applications.

These complementary MOS latches find primary use in buffer storage, holding register, or general digital logic functions where low power dissipation and/or high noise immunity is desired.

- 3-State Output
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable–of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load over the Rated Temperature Range

MAXIMUM RATINGS* (Voltages Referenced to VSS)


Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	– 0.5 to V _{DD} + 0.5	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
ТL	Lead Temperature (8–Second Soldering)	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C


MR	ST	Disable	D3	D2	D1	D0	Q3	Q2	Q1	Q0
0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0	0	0	1
0	1	0	0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	1	0	0	0
0	0	0	Х	Х	Х	Х	Latched			
1	Х	0	Х	Х	Х	Х	0	0	0	0
Х	Х	1	Х	Х	Х	Х	High Impedance			

X = Don't Care



MC14508B







REV 3 1/94

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		V _{DD}	– 55°C 25°C				125°C			
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Leve V _{in} = V _{DD} or 0	VOL	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" Leve V _{in} = 0 or V _{DD}	VOH	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15	 	4.95 9.95 14.95		Vdc
	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" Leve $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ Source $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	ЮН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	 	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	 	- 1.7 - 0.36 - 0.9 - 2.4	 	mAdc
	IOL	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current	l _{in}	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	_	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ГТ	5.0 10 15			$I_{T} = (2$.46 μA/kHz) .91 μA/kHz) .37 μA/kHz)	$f + I_{DD}$			μAdc
Three-State Leakage Current	ITL	15	—	± 0.1	—	± 0.0001	± 0.1	—	± 3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** The formulas given are for the typical characteristics only at 25° C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μ A (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.008.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.


SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25° C)


				All Types		
Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	^t TLH, tTHL	5.0 10 15	 _	100 50 40	200 100 80	ns
Propagation Delay Time, Dn or MR to Q tpLH, tpHL = (1.7 ns/pF) CL + 135 ns tpLH, tpHL = (0.66 ns/pF) CL + 57 ns tpLH, tpHL = (0.5 ns/pF) CL + 35 ns	^t PLH [,] ^t PHL	5.0 10 15		220 90 60	440 180 120	ns
Master Reset Pulse Width	^t WH(R)	5.0 10 15	200 100 70	100 50 35		ns
Master Reset Removal Time	^t rem	5.0 10 15	30 25 20	- 15 0 0		ns
Strobe Pulse Width	^t WH(S)	5.0 10 15	140 70 40	70 35 20		ns
Setup Time Data to Strobe	t _{su}	5.0 10 15	50 20 10	25 10 5.0		ns
Hold Time Strobe to Data	th	5.0 10 15	50 35 35	20 10 10	_ _ _	ns
3–State Propagation Delay Time Output "1" to High Impedance	^t РНZ	5.0 10 15		55 35 30	170 100 70	ns
Output "0" to High Impedance	^t PLZ	5.0 10 15		75 40 35	170 100 70	
High Impedance to "1" Level	^t PZH	5.0 10 15		80 35 30	170 100 70	
High Impedance to "0" Level	^t PZL	5.0 10 15		105 50 35	210 100 70	

* The formulas given are for the typical characteristics only at 25°C. #Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


MR _A [1•	24	D v _{dd}
st _a [2	23] Q3B
dis _a [3	22] D3 _B
D0 _A	4	21] Q2 _B
Q0 _A [5	20	D2 _B
D1 _A [6	19] Q1 _B
Q1 _A [7	18	D D1 _B
D2 _A	8	17] Q0 _B
Q2 _A [9	16] D0 _B
D3 _A [10	15	DISB
Q3 _A [11	14] ST _B
v _{ss} [12	13] MRB

PIN ASSIGNMENT









Test	ST1	ST2	ST3	ST4
^t PHZ	Open	Close	Close	Open
^t PLZ	Close	Open	Open	Close
^t PZL	Close	Open	Open	Close
^t PZH	Open	Close	Close	Open





Figure 2. 3–State AC Test Circuit and Waveforms

3-STATE MODE OF OPERATION


The MC14508B can be used in bussed systems as shown. The output terminals of N 4–bit latches can be directly wired to a bus line, and to one of the 4–bit latches selected. The selected latch controls the logic state of the bus line and the remaining (N–1) 4–bit latches are disabled into a high impedance "off" state. The number of latches, N, which may be connected to a bus line is determined from the output drive current, I_{OD}, the 3–state or disabled output leakage current, I_{TL}, and the load current, I_L, required to drive the bus line (including fanout to other device inputs) and can be calculated by the following:

$$N = \frac{I_{OD} - I_{L}}{I_{TL}} + 1$$

N must be calculated for both high and low logic states of the bus line.




TYPICAL 3–STATE APPLICATIONS




EXAMPLE 1






OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

٥



ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

