MC14549B, MC14559B

Successive Approximation Registers

The MC14549B and MC14559B successive approximation registers are 8–bit registers providing all the digital control and storage necessary for successive approximation analog–to–digital conversion systems. These parts differ in only one control input. The Master Reset (MR) on the MC14549B is required in the cascaded mode when more than 8 bits are desired. The Feed Forward (FF) of the MC14559B is used for register shortening where End–of–Conversion (EOC) is required after less than eight cycles.

Applications for the MC14549B and MC14559B include analog–to–digital conversion, with serial and parallel outputs.

- Totally Synchronous Operation
- All Outputs Buffered
- Single Supply Operation
- Serial Output
- Retriggerable
- Compatible with a Variety of Digital and Analog Systems such as the MC1408 8–Bit D/A Converter
- All Control Inputs Positive–Edge Triggered
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving 2 Low–Power TTL Loads, 1 Low–Power Schottky TTL Load or 2 HTL Loads Over the Rated Temperature Range
- Chip Complexity: 488 FETs or 122 Equivalent Gates

ON Semiconductor

http://onsemi.com

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 1.)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	−0.5 to +18.0	V
V_{in}	Input Voltage Range, All Inputs	−0.5 to V_{DD} + 0.5	V
I_{in}	DC Input Current, per Pin	±10	mA
P_D	Power Dissipation, per Package (Note 2.)	500	mW
T_A	Operating Temperature Range	−55 to +125	°C
T_{stg}	Storage Temperature Range	−65 to +150	°C

1. Maximum Ratings are those values beyond which damage to the device may occur.
2. Temperature Derating:
   Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in}$ or $V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

ORDERING INFORMATION

Device	Package	Shipping
MC14549BCP	PDIP–16	25/Rail
MC14549BDWR2	SOIC–16	1000/Tape & Reel
MC14559BCP	PDIP–16	25/Rail
MC14559BDWR2	SOIC–16	1000/Tape & Reel

MC14549B, MC14559B

PIN ASSIGNMENT

Q4	1 ●		16	V_DD
Q5	2		15	Q3
Q6	3		14	Q2
Q7	4		13	Q1
S_out	5		12	Q0
D	6		11	EOC
C	7		10	*
V_SS	8		9	SC

*For MC14549B Pin 10 is MR input.
For MC14559B Pin 10 is FF input.

TRUTH TABLES

MC14549B

SC	SC$_{(t-1)}$	MR	MR$_{(t-1)}$	Clock	Action
X	X	X	X	⌐_	None
X	X	1	X	_/	Reset
1	0	0	0	_/	Start Conversion
1	X	0	1	_/	Start Conversion
1	1	0	0	_/	Continue Conversion
0	X	0	X	_/	Continue Previous Operation

X = Don't Care   t−1 = State at Previous Clock _/

MC14559B

SC	SC$_{(t-1)}$	EOC	Clock	Action
X	X	X	⌐_	None
1	0	0	_/	Start Conversion
X	1	0	_/	Continue Conversion
0	0	0	_/	Continue Conversion
0	X	1	_/	Retain Conversion Result
1	X	1	_/	Start Conversion

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V_{DD} Vdc	−55°C Min	−55°C Max	25°C Min	25°C Typ [3.]	25°C Max	125°C Min	125°C Max	Unit
Output Voltage "0" Level V_{in} = V_{DD} or 0	V_{OL}	5.0 10 15	— — —	0.05 0.05 0.05	— — —	0 0 0	0.05 0.05 0.05	— — —	0.05 0.05 0.05	Vdc
"1" Level V_{in} = 0 or V_{DD}	V_{OH}	5.0 10 15	4.95 9.95 14.95	— — —	4.95 9.95 14.95	5.0 10 15	— — —	4.95 9.95 14.95	— — —	Vdc
Input Voltage [3.] "0" Level (V_O = 4.5 or 0.5 Vdc) (V_O = 9.0 or 1.0 Vdc) (V_O = 13.5 or 1.5 Vdc)	V_{IL}	5.0 10 15	— — —	1.5 3.0 4.0	— — —	2.25 4.50 6.75	1.5 3.0 4.0	— — —	1.5 3.0 4.0	Vdc
"1" Level (V_O = 0.5 or 4.5 Vdc) (V_O = 1.0 or 9.0 Vdc) (V_O = 1.5 or 13.5 Vdc)	V_{IH}	5.0 10 15	3.5 7.0 11	— — —	3.5 7.0 11	2.75 5.50 8.25	— — —	3.5 7.0 11	— — —	Vdc
Output Drive Current (V_{OH} = 2.5 Vdc) Source (V_{OH} = 4.6 Vdc) (V_{OH} = 9.5 Vdc) (V_{OH} = 13.5 Vdc)	I_{OH}	5.0 5.0 10 15	− 1.2 − 0.25 − 0.62 − 1.8	— — — —	− 1.0 − 0.2 − 0.5 − 1.5	− 1.7 − 0.36 − 0.9 − 3.5	— — — —	− 0.7 − 0.14 − 0.35 − 1.1	— — — —	mAdc
(V_{OL} = 0.4 Vdc) Sink (V_{OL} = 0.5 Vdc) Q Outputs (V_{OL} = 1.5 Vdc)	I_{OL}	5.0 10 15	1.28 3.2 8.4	— — —	1.02 2.6 6.8	1.76 4.5 17.6	— — —	0.72 1.8 4.8	— — —	mAdc
(V_{OL} = 0.4 Vdc) Sink (V_{OL} = 0.5 Vdc) Pin 5, 11 only (V_{OL} = 1.5 Vdc)		5.0 10 15	0.64 1.6 4.2	— — —	0.51 1.3 3.4	0.88 2.25 8.8	— — —	0.36 0.9 2.4	— — —	mAdc
Input Current	I_{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance	C_{in}	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package) (Clock = 0 V, Other Inputs = V_{DD} or 0 V, I_{out} = 0 μA)	I_{DD}	5.0 10 15	— — —	5.0 10 20	— — —	0.005 0.010 0.015	5.0 10 20	— — —	150 300 600	μAdc
Total Supply Current [4.] [5.] (Dynamic plus Quiescent, Per Package) (C_L = 50 pF on all outputs, all buffers switching)	I_T	5.0 10 15	I_T = (0.8 μA/kHz) f + I_{DD} I_T = (1.6 μA/kHz) f + I_{DD} I_T = (2.4 μA/kHz) f + I_{DD}							μAdc

3. Noise immunity specified for worst–case input combination.

  Noise Margin for both "1" and "0" level = 1.0 V min @ V_{DD} = 5.0 V
                                        2.0 V min @ V_{DD} = 10 V
                                        2.5 V min @ V_{DD} = 15 V

4. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L = 50) V_{DD}f$$

where: I_T is in μA (per package), C_L in pF, V_{DD} in V, and f in kHz is input frequency.

5. The formulas given are for the typical characteristics only at 25°C.

SWITCHING CHARACTERISTICS [6.] (C_L = 50 pF, T_A = 25°C)

Characteristic	Symbol	V_{DD}	Min	Typ	Max	Unit
Output Rise Time t_{TLH} = (3.0 ns/pF) C_L + 30 ns t_{TLH} = (1.5 ns/pF) C_L + 15 ns t_{TLH} = (1.1 ns/pF) C_L + 10 ns	t_{TLH}	 5.0 10 15	 — — —	 180 90 65	 360 180 130	ns
Output Fall Time t_{THL} = (1.5 ns/pF) C_L + 25 ns t_{THL} = (0.75 ns/pF) C_L + 12.5 ns t_{THL} = (0.55 ns/pF) C_L + 9.5 ns	t_{THL}	 5.0 10 15	 — — —	 100 50 40	 200 100 80	ns
Propagation Delay Time Clock to Q t_{PLH}, t_{PHL} = (1.7 ns/pF) C_L + 415 ns t_{PLH}, t_{PHL} = (0.66 ns/pF) C_L + 177 ns t_{PLH}, t_{PHL} = (0.5 ns/pF) C_L + 130 ns Clock to S_{out} t_{PLH}, t_{PHL} = (1.7 ns/pF) C_L + 665 ns t_{PLH}, t_{PHL} = (0.66 ns/pF) C_L + 277 ns t_{PLH}, t_{PHL} = (0.5 ns/pF) C_L + 195 ns Clock to EOC t_{PLH}, t_{PHL} = (1.7 ns/pF) C_L + 215 ns t_{PLH}, t_{PHL} = (0.66 ns/pF) C_L + 97 ns t_{PLH}, t_{PHL} = (0.5 ns/pF) C_L + 75 ns	t_{PLH}, t_{PHL}	 5.0 10 15 5.0 10 15 5.0 10 15	 — — — — — — — —	 500 210 155 750 310 220 300 130 100	 1000 420 310 1500 620 440 600 260 200	ns
SC, D, FF or MR Setup Time	t_{su}	5.0 10 15	250 100 80	125 50 40	— — —	ns
Clock Pulse Width	$t_{WH(cl)}$	5.0 10 15	700 270 200	350 135 100	— — —	ns
Pulse Width — D, SC, FF or MR	t_{WH}	5.0 10 15	500 200 160	250 100 80	— — —	ns
Clock Rise and Fall Time	t_{TLH}, t_{THL}	5.0 10 15	— — —	 —	15 1.0 0.5	μs
Clock Pulse Frequency	f_{cl}	5.0 10 15	— — —	1.5 3.0 4.0	0.8 1.5 2.0	MHz

6. The formulas given are for the typical characteristics only.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

NOTE: Pin 10 = V_{SS}

TIMING DIAGRAM

▨ — Don't care condition

INH — Indicates Serial Out is inhibited low.

* — Q8 is ninth-bit of serial information available from 8-bit register.

NOTE: Pin 10 = V_{SS}

MC14549B, MC14559B

OPERATING CHARACTERISTICS

Both the MC14549B and MC14559B can be operated in either the "free run" or "strobed operation" mode for conversion schemes with any number of bits. Reliable cascading and/or recirculating operation can be achieved if the End of Convert (EOC) output is used as the controlling function, since with EOC = 0 (and with SC = 1 for MC14549B but either 1 or 0 for MC14559B) no stable state exists under continual clocked operation. The MC14559B will automatically recirculate after EOC = 1 during externally strobed operation, provided SC = 1.

All data and control inputs for these devices are triggered into the circuit on the positive edge of the clock pulse.

Operation of the various terminals is as follows:

C = Clock — A positive–going transition of the Clock is required for data on any input to be strobed into the circuit.

SC = Start Convert — A conversion sequence is initiated on the positive–going transition of the SC input on succeeding clock cycles.

D = Data in — Data on this input (usually from a comparator in A/D applications) is also entered into the circuit on a positive–going transition of the clock. This input is Schmitt triggered and synchronized to allow fast response and guaranteed quality of serial and parallel data.

MR = Master Reset (MC14549B Only) — Resets all output to 0 on positive–going transitions of the clock. If removed while SC = 0, the circuit will remain reset until SC = 1. This allows easy cascading of circuits.

FF = Feed Forward (MC14559B Only) — Provides register shortening by removing unwanted bits from a system.

For operation with less than 8 bits, tie the output *following* the least significant bit of the circuit to EOC. E.g., for a 6–bit

conversion, tie Q1 to FF; the part will respond as shown in the timing diagram less two bit times. Not that Q1 and Q0 will still operate and must be disregarded.

For 8–bit operation, FF is tied to V_{SS}.

For applications with more than 8 but less than 16 bits, use the basic connections shown in Figure 1. The FF input of the MC14559B is used to shorten the setup. Tying FF directly to the least significant bit used in the MC14559B allows EOC to provide the cascading signal, and results in smooth transition of serial information from the MC14559B to the MC14549B. The Serial Out (S_{out}) inhibit structure of the MC14559B remains inactive one cycle after EOC goes high, while S_{out} of the MC14549B remains inhibited until the second clock cycle of its operation.

Q_n = Data Outputs — After a conversion is initiated the Q's on succeeding cycles go high and are then conditionally reset dependent upon the state of the D input. Once conditionally reset they remain in the proper state until the circuit is either reset or reinitiated.

EOC = End of Convert — This output goes high on the negative–going transition of the clock following FF = 1 (for the MC14559B) or the conditional reset of Q0. This allows settling of the digital circuitry prior to the End of Conversion indication. Therefore either level or edge triggering can indicate complete conversion.

S_{out} = Serial Out — Transmits conversion in serial fashion. Serial data occurs during the clock period when the corresponding parallel data bit is conditionally reset. Serial Out is inhibited on the initial period of a cycle, when the circuit is reset, and on the second cycle after EOC goes high. This provides efficient operation when cascaded.

* FF allows EOC to activate as if in 4–stage register.
** Cascading using EOC guaranteed; no stable unfunctional state.
†Completion of conversion automatically re–initiates cycle in free run mode.

Figure 1. 12–Bit Conversion Scheme

MC14549B, MC14559B

TYPICAL APPLICATIONS

Externally Controlled 6–Bit ADC (Figure 2)

Several features are shown in this application:

- Shortening of the register to six bits by feeding the seventh output bit into the FF input.
- Continuous conversion, if a continuous signal is applied to SC.
- Externally controlled updating (the start pulse must be shorter than the conversion cycle).
- The EOC output indicating that the parallel data are valid and that the serial output is complete.

Continuously Cycling 8–Bit ADC (Figure 3)

This ADC is running continuously because the EOC signal is fed back to the SC input, immediately initiating a new cycle on the next clock pulse.

Continuously Cycling 12–Bit ADC (Figure 4)

Because each successive approximation register (SAR) has a capability of handling only an eight–bit word, two must be cascaded to make an ADC with more than eight bits.

When it is necessary to cascade two SAR's, the second SAR must have a stable resettable state to remain in while awaiting a subsequent start signal. However, the first stage must not have a stable resettable state while recycling, because during switch–on or due to outside influences, the first stage has entered a reset state, the entire ADC will remain in a stable non–functional condition.

This 12–bit ADC is continuously recycling. The serial as well as the parallel outputs are updated every thirteenth clock pulse. The EOC pulse indicates the completion of the 12–bit conversion cycle, the end of the serial output word, and the validity of the parallel data output.

Figure 2. Externally Controlled 6–Bit ADC

Figure 3. Continuously Cycling 8–Bit ADC

Figure 4. Continuously Cycling 12–Bit ADC

Externally Controlled 12–Bit ADC (Figure 5)

In this circuit the external pulse starts the first SAR and simultaneously resets the cascaded second SAR. When Q4 of the first SAR goes high, the second SAR starts conversion, and the first one stops conversion. EOC indicates that the parallel data are valid and that the serial output is complete. Updating the output data is started with every external control pulse.

Additional Motorola Parts for Successive Approximation ADC

Monolithic digital–to–analog converters — The MC1408/1508 converter has eight–bit resolution and is available with 6, 7, and 8–bit accuracy. **The amplifier–comparator block** — The MC1407/1507 contains a high speed operational amplifier and a high speed comparator with adjustable window.

With these two linear parts it is possible to construct SA–ADCs with an accuracy of up to eight bits, using as the register one MC14549B or one MC14559B. An additional CMOS block will be necessary to generate the clock frequency.

Additional information on successive approximation ADC is found in Motorola Application Note AN–716.

Figure 5. Externally Controlled 12–Bit ADC

PACKAGE DIMENSIONS

PDIP–16
P SUFFIX
PLASTIC DIP PACKAGE
CASE 648–08
ISSUE R

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0 °	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

MC14549B, MC14559B

PACKAGE DIMENSIONS

SOIC–16
DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751G–03
ISSUE B

NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS	
	MIN	MAX
A	2.35	2.65
A1	0.10	0.25
B	0.35	0.49
C	0.23	0.32
D	10.15	10.45
E	7.40	7.60
e	1.27 BSC	
H	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

Notes

PUBLICATION ORDERING INFORMATION