# **Phase Comparator and Programmable Counters**

The MC14568B consists of a phase comparator, a divide-by-4, 16, 64 or 100 counter and a programmable divide-by-N 4-bit binary counter (all positive-edge triggered) constructed with MOS P-channel and N-channel enhancement mode devices (complementary MOS) in a monolithic structure.

The MC14568B has been designed for use in conjunction with a programmable divide-by-N counter for frequency synthesizers and phaselocked loop applications requiring low power dissipation and/or high noise immunity.

This device can be used with both counters cascaded and the output of the second counter connected to the phase comparator (CTL high), or used independently of the programmable divide-by-N counter, for example cascaded with a MC14569B, MC14522B or MC14526B (CTL low).


- Supply Voltage Range = 3.0 to 18 V •
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Chip Complexity: 549 FETs or 137 Equivalent Gates


MAXIMUM RATINGS\* (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	– 0.5 to + 18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Input Current, per Pin	l <sub>in</sub>	± 10	mAdc
Power Dissipation, per Package†	PD	500	mW
Operating Temperature Range	Т <sub>А</sub>	– 55 to + 125	°C
Storage Temperature Range	T <sub>stg</sub>	– 65 to + 150	°C

\* Maximum Ratings are those values beyond which damage to the device may occur. **†**Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C





MC14568B

 $T_A = -55^\circ$  to  $125^\circ$ C for all packages.

TRUTH TABLE							
F Pin 10	G Pin 11	Division Ratio of Counter D1					
0	0	4					
0	1	16					
1	0	64					
1	1	100					


The divide by zero state on the programmable divide-by-N 4-bit binary counter, D2, is illegal.

CTL LOW

o

Q1/C2

1OTOROLA



**CTL HIGH** 



#### ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		V <sub>DD</sub> Vdc	– 55°C		25°C			125°C		
Characteristic	Symbol		Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" L V <sub>in</sub> = V <sub>DD</sub> or 0	vel V <sub>OL</sub>	5.0 10 15		0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" L V <sub>in</sub> = 0 or V <sub>DD</sub>	vel V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
$\label{eq:VO} \begin{array}{ll} \mbox{Input Voltage#$$$$$$$$$$ "0" L} \\ \mbox{(V}_{O} = 4.5 \mbox{ or } 0.5 \mbox{ Vdc}) \\ \mbox{(V}_{O} = 9.0 \mbox{ or } 1.0 \mbox{ Vdc}) \\ \mbox{(V}_{O} = 13.5 \mbox{ or } 1.5 \mbox{ Vdc}) \end{array}$	vel V <sub>IL</sub>	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" L (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	vel VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{OH} = 2.5 \text{ Vdc}) \\ (\text{V}_{OH} = 4.6 \text{ Vdc}) \\ (\text{V}_{OH} = 9.5 \text{ Vdc}) \\ (\text{V}_{OH} = 13.5 \text{ Vdc}) \end{array}$	rce IOH	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	  	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5	 	- 0.7 - 0.14 - 0.35 - 1.1		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	ink I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8	  	0.36 0.9 2.4		mAdc
Input Current	l <sub>in</sub>	15	—	±0.1	—	$\pm 0.00001$	±0.1	—	±1.0	μAdc
Input Capacitance	C <sub>in</sub>	_	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package) $V_{in} = 0$ or $V_D$ $I_{out} = 0 \mu A$	), IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, a buffers switching)	I IT	5.0 10 15			I <sub>T</sub> = (0	).2 μA/kHz) f ).4 μA/kHz) f ).9 μA/kHz) f	+ I <sub>DD</sub>			μAdc
Three–State Leakage Current Pins 1, 13	ITL	15	—	±0.1		±0.0001	±0.1	—	±3.0	μAdc

#Noise immunity for worst input combination.

Noise Margin for both "1" and "0" level =  $1.0 \text{ V} \text{ min } @ \text{ V}_{DD} = 5.0 \text{ V}$ 2.0 V min @  $\text{V}_{DD} = 10 \text{ V}$ 2.5 V min @  $\text{V}_{DD} = 15 \text{ V}$ 

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 1 \times 10^{-3} (C_L - 50) \text{ V}_{DD}f$$

where: IT is in  $\mu A$  (per package), CL in pF, VDD in V, and f in kHz is input frequency.

\*\* The formulas given are for the typical characteristics only at  $25^{\circ}$ C.

 $\ddagger Pin$  15 is connected to  $V_{\mbox{SS}}$  or  $V_{\mbox{DD}}$  for input voltage test.


#### **PIN ASSIGNMENT**


			-
Q1/C2 [	1 •	16	
PE [	2	15	□ст∟
"0" [	3	14	PC <sub>in</sub>
D <sub>P3</sub> [	4	13	PC <sub>out</sub>
D <sub>P2</sub> [	5	12	D LD
D <sub>P1</sub> [	6	11	рG
D <sub>P0</sub> [	7	10	D F
V <sub>SS</sub> [	8	9	D C1


## SWITCHING CHARACTERISTICS (CL = 50 pF, TA = $25^{\circ}$ C)


Characteristic	Symbol	V <sub>DD</sub> V	Min	Тур	Max	Unit
Output Rise Time	tτιμ	5.0 10 15		180 90 65	360 180 130	ns
Output Fall Time	tτης	5.0 10 15		100 50 40	200 100 80	ns
Minimum Pulse Width, C1, Q1/C2, or PC <sub>in</sub> Input	twh	5.0 10 15		125 60 45	250 120 90	ns
Maximum Clock Rise and Fall Time, C1, Q1/C2, or PC <sub>in</sub> Input	tTLH, tTHL	5.0 10 15	15 15 15			μs
PHASE COMPARATOR						
Input Resistance	R <sub>in</sub>	5.0 to 15	—	10 <sup>6</sup>	—	MΩ
Input Sensitivity, dc Coupled	—	5.0 to 15		See Input	Voltage	
Turn–Off Delay Time, PC <sub>out</sub> and LD Outputs	<sup>t</sup> PHL	5.0 10 15		550 195 120	1100 390 240	ns
Turn–On Delay Time. PC <sub>out</sub> and LD Outputs	<sup>t</sup> PLH	5.0 10 15		675 300 190	1350 600 380	ns
DIVIDE-BY-4, 16, 64 OR 100 COUNTER (D1)						
Maximum Clock Pulse Frequency Division Ratio = 4, 64 or 100	f <sub>cl</sub>	5.0 10 15	3.0 8.0 10	6.0 16 22	 	MHz
Division Ratio = 16		5.0 10 15	1.0 3.0 5 0	2.5 6.3 9.7		
Propagation Delay Time, Q1/C2 Output Division Ratio = 4, 64 or 100	<sup>t</sup> PLH <sup>,</sup> tPHL	5.0 10 15		450 190 130	900 380 260	ns
Division Ratio = 16		5.0 10 15		720 300 200	1440 600 400	
PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (E	02)	-			-	_
Maximum Clock Pulse Frequency (Figure 3a)	f <sub>cl</sub>	5.0 10 15	1.2 3.0 4.0	1.8 8.5 12	   	MHz
Turn–On Delay Time, "0" Output (Figure 3a)	<sup>t</sup> PLH	5.0 10 15		450 190 130	900 380 260	ns
Turn–Off Delay Time, "0" Output (Figure 3a)	<sup>t</sup> PHL	5.0 10 15		225 85 60	450 170 150	ns
Minimum Preset Enable Pulse Width	<sup>t</sup> WH(PE)	5.0 10 15		75 40 30	250 100 75	ns


SWITCHING TIME TEST CIRCUITS AND WAVEFORMS A LAGS B, PCout IS LOW. A LEADS B, PCout IS HIGH. **9** V<sub>DD</sub> VDD "0"out REF 2 50% 10 k (B 20 ns CTL PCout -20 ns D<sub>P0</sub> tW(PCin) D<sub>P1</sub> LD PCin 90%  $c_L \overline{T}$ PG1 D<sub>P2</sub> CL 50%  $\mathbb{T}$ D<sub>P3</sub> 10% (A)PULSE <sup>t</sup>PLH ← tplH PCin <sup>t</sup>PLH **GENERATOR 1** <sup>t</sup>THL F Q1/C2 -0 90% G LD PULSE C1 "0" 10% **GENERATOR 2** tPHL-ΡE **t**TLH **t**PHL VOH THREE-STATE THREE-STATE 75% PCout 6 VSS 25% – Vol - t<sub>PLH</sub> <sup>t</sup>PHL













### LOGIC DIAGRAM





T, TEMPERATURE (°C)

The MC14568B contains a phase comparator, a fixed divider ( $\div$  4,  $\div$  16,  $\div$  64,  $\div$  100) and a programmable divideby-N 4-bit counter.

#### PHASE COMPARATOR

The phase comparator is a positive edge controlled logic circuit. It essentially consists of four flip–flops and an output pair of MOS transistors. Only one of its inputs ( $PC_{in}$ , pin 14) is accessible externally. The second is connected to the output of one of the two counters D1 or D2 (see block diagram).

Duty cycles of both input signals (at A and B) need not be taken into consideration since the comparator responds to leading edges only.

If both input signals have identical frequencies but different phases, with signal A (pin 14) leading signal B (Ref.), the comparator output will be high for the time equal to the phased difference.

If signal A lags signal B, the output will be low for the same time. In between, the output will be in a three-state condition and the voltage on the capacitor of an RC filter normally connected at this point will have some intermediate value (see Figure 4). When used in a phase locked loop, this value will adjust the Voltage Controlled Oscillator frequency by reducing the phase difference between the reference signal and the divided VCO frequency to zero.




Figure 4. Phase Comparator Waveforms

If the input signals have different frequencies, the output signal will be high when signal B has a lower frequency than signal A, and low otherwise.

Under the same conditions of frequency difference, the output will vary between  $V_{OH}$  (or  $V_{OL}$ ) and some intermediate value until the frequencies of both signals are equal and their phase difference equal to zero, i.e. until locked condition is obtained.

Capture and lock range will be determined by the VCO frequency range. The comparator is provided with a lock indicator output, which will stay at logic 1 in locked conditions.

The state diagram (Figure 5) depicts the internal state transitions. It assumes that only one transition on either signal occurs at any time. It shows that a change of the output state is always associated with a positive transition of either signal. For a negative transition, the output does not change state. A positive transition may not cause the output to change, this happens when the signals have different frequencies.

#### DIVIDE BY 4, 16, 64 OR 100 COUNTER (D1)

This counter is able to work at an input frequency of 5 MHz for a V<sub>DD</sub> value of 10 volts over the standard temperature range when dividing by 4, 64 and 100. Programming is accomplished by use of inputs F and G (pins 10 and 11) according to the truth table shown. Connecting the Control input (CTL, pin 15), to V<sub>DD</sub> allows cascading this counter with the programmable divide–by–N counter provided in the same package. Independent operation is obtained when the Control input is connected to V<sub>SS</sub>.

The different division ratios have been chosen to generate the reference frequencies corresponding to the channel spacings normally required in frequency synthesizer applications. For example, with the division ratio 100 and a 5 MHz crystal stabilized source a reference frequency of 50 kHz is supplied to the comparator. The lower division ratios permit operation with low frequency crystals.





Figure 5. Phase Comparator State Diagram

If used in cascade with the programmable divide-by-N counter, practically all usual reference frequencies, or channel spacings of 25, 20, 12.5, 10, 6.25 kHz, etc. are easily achievable.

#### PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (D2)

This counter is programmable by using inputs DP0 ... DP3

(pins 7 ... 4). The Preset Enable input enables the parallel preset inputs Dp0... Dp3. The "0" output must be externally connected to the PE input for single stage applications. Since there is not a cascade feedback input, this counter, when cascaded, must be used as the most significant digit. Because of this, it can be cascaded with binary counters as well as with BCD counters (MC14569B, MC14522B, MC14526B).



**TYPICAL APPLICATIONS** 

Figure 6. Cascading MC14568B and MC14522B or MC14526B with MC14569B







Figure 7. Frequency Synthesizer with MC14568B and MC14569B Using a Mixer (Channel Spacing 10 kHz)











#### **OUTLINE DIMENSIONS**





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

٥



ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

