

CD4048B Types

CMOS Multifunction **Expandable 8-Input Gate**

High-Voltage Types (20-Volt Rating)

CD4048B is an 8-input gate having four control inputs. Three binary control inputs - Ka, Kb, and Kc - provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/NOR.

A fourth control input, Kd, provides the user with a 3-state output. When control input Kd is high, the output is either a logic 1 or a logic 0 depending on the inner states. When control input Kd is low, the output is an open circuit. This feature enables the user to connect this device to a common bus line.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING):

In addition to the eight input lines, an
EXPAND input is provided that permits the
user to increase the number of inputs into a
CD4048B (see Fig. 2). For example, two
CD4048B's can be cascaded to provide a
16-input multifunction gate. When the
EXPAND input is not used, it should be
connected to VSS.

The CD4048B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).


BINARY CONTROL INPUTS				
FUNCTION CONTROL				
Ka Kb Kc Kd SONTROL				
A - H				
INPUTS 8				
EXPAND 15				
OUTPUT				
E 6				
INPUTS 6 4				
н—3				
¥55*8				
V _{DD} =16				
9205-22249				
Functional Diagram				

Features:

- Three-state output
- Many logic functions available in one package
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} =5 V, 2 V at V_{DD} = 10 V, 2.5 V at V_{DD}=15 V
- 5-V, 10-V, and 15-V parametric ratings

Selection of up to 8 logic functions

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'



Voltages referenced to V_{SS} Terminal)-0.5V to +20V

For T_A = +100°C to +125°C......Derate Linearity at 12mW/°C to 200mW

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max+265°C


DC INPUT CURRENT, ANY ONE INPUT±10mA

Encoding

Applications:

- Decoding

Digital control of logic General-purpose gating logic



RECOMMENDED OPERATING CONDITIONS


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package Temperature Range)	3	18	v

TERMINAL ASSIGNMENT

3

CD4048B Types



Vop.

G

£

9205-20240

ĸŧ

vss

16-INPUT NOR GATE

VDD

V_{DD}1

VSS

12- INPUT OR/AND GATE

13

12

11

ıс

Fig. 4 - 12-input OR/AND gate.

/ss

8 CD4048A 9

J + [A+B+C+D] - [E+F+G+H] - (XI+X2+X3+X4)

1/2 CD4002A

c

D

15

14

13 • Ð 1

12 ۰¢ i


14

10

6 CD4048A 9

Kg VSS

Voo



J = A1 + B1 + C1 + D4 + E1 + F1 + G1 + H1 + A2 + B2 + C2 + D2 + E2 + F2 + G2 + H2

Fig. 5 - 16-input NOR gete.

V DO 50

H2

G 2

F2

E 2

Kb

SS

15

14

13

12

ŧC

C 2


12


Íss

92CS-2024)

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONI	DITIO	ŅS	LIMITS AT INDICATED TEMPERATURES (°C					(°C)		
ISTIC	Vo	VIN	VDD	L					+25		UNITS
	(V)	(V)	(V)	55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	
Current,		0,10	10	0.5	0.5	15	15	-	0.01	0.5	
IDD Max.		0,15	15	1	1	30	30	-	0.01	1	μA
	_	0,20	20	5	5	150	150	-	0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	·	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	. –	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	~1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05		-	0	0.05	
Low-Level, VOL Max.	-	0,10	10	0.05				-	0	0.05	ļ
VOL Max.	-	0,15	15		0	.05		<u> </u>	0	0.05	. v .
Output Voltage:	-	0,5	5	-	4	.95	: · · ·	4.95	5	-	· •
High-Level,	-	0,10	10		9	95		9.95	10		
VOH Min.		0,15	15		14.95			14.95	15	-	
Input Low	0.5,4.5	_	5		1	.5				1.5	
Voltage,	1,9		10			3		—		3	
VIL Max.	1.5,13.5	_	15			4			_	4	
Input High Voltage,	0.5,4.5	-	5		3	1.5		3.5	-,	_	V
	1,9	_	10			7		7		_	
VIH Min.	1.5,13.5	-	15		1	1		11		-	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ
3-State Output Current, IOUT	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10 ⁻⁴	±0.4	μΑ






COMMERCIAL CMOS HIGH VOLTAGE ICs

IMPLEMENTATION OF EXPAND INPUT FOR 9 OR MORE INPUTS

OUTPUT FUNCTION	FUNCTION NEEDED AT EXPAND INPUT	OUTPUT BOOLEAN EXPRESSION
NOR	OR	J=(A+B+C+D+E+F+G+H)+(EXP)
OR	OR	J=(A+B+C+D+E+F+G+H)+(EXP)
AND	NAND	J=(ABCDEFGH)·(EXP)
NAND	NAND	J=(ABCDEFGH)·(EXP)
OR/AND	NOR	J=(A+B+C+D)·(E+F+G+H)·(EXP)
OR/NAND	NOR	J=(A+B+C+D)·(E+F+G+H)·(EXP)
AND/NOR	AND	J=(ABCD)+(EFGH)+(EXP)
AND/OR	AND	J=(ABCD)+(EFGH)+(EXP)

Note: (EXP) designates the EXPAND function (i.e., $X_1+X_2+...X_N$).

NOTE: Refer to FUNCTION TRUTH TABLE for connection of unused inputs.



3-139

		· · · ·			
	TEST CONDITIONS		LIM		
CHARACTERISTIC		V _{DD}	All Package Types		UNITS
		V	Тур.	Max.	·
Propagation Delay: tpHL,tpLH	· .	5	300	600	
Inputs to Output and		10	150	300	
Ka to Output		15	120	240	
Kb to Output		5	225	450	
		10	85	170	· · · · ·
		15	55	110	
Kc to Output		5	140	280	
		10	50	100	
		15	40	80	
Expand Input to Output		5	190	380	ns
	ł	10	90	180	
	, in the second s	15	65	130	
3-State Propagation Delay:		5	80	160	
Kd to Output tpHZ,tpLZ	$R_L=1 k\Omega$	10	35	70	
^t PZH ^{,t} PZL	See Fig.21	15	25	50	
Transition Time: tTHL, tTLH		5	100	200	· · · · ·
	ļ	10	50	100	
		15	40	80	
Input Capacitance: Cl	Any input		5	7	pF
3-State Output Capacitance			5	10	pr.

DYNAMIC CHARACTERISTICS at T_A=25°C, C_L=50 pF, Input t_r,t_f=20 ns, R_L=200 k Ω unless otherwise specified





Fig. 13 – Dynamic power dissipation test circuit.

FUNCTION TRUTH TABLE


OUTPUT FUNCTION	BOOLEAN EXPRESSION	ĸa	κ _b	ĸ _c	UNUSED INPUT*	
NOR	J≈A+B+C+D+E+F+G+H	0	0	0	V _{SS}	
OR	J=A+B+C+D+E+F+G+H	0	0	1	VSS	
OR/AND	J=(A+B+C+D)•(E+F+G+H)	0	1	0	V _{SS}	
OR/NAND	J=(A+B+C+D)•(E+F+G+H)	0	1	1	V _{SS}	
AND	J=ABCDEFGH	1	0	0	V _{DD}	
NAND	J=ABCDEFGH	1	0	1	V _{DD}	
AND/NOR	J=ABCD+EFGH	1	1	0	V _{DD}	
AND/OR	J=ABCD+EFGH	1	1	1	VDD	
K _d =1 Normal Inverter Action						
K _d =0 High Impedance Output						

* See Figs. 1,2,3,4, and 5.



EXPAND Input=0


TEST CIRCUITS - DYNAMIC MEASUREMENTS




9205-31671

√ss

Fig. 17 – Test circuit for t_{PHL}, t_{THL}, and t_{TLH} (AND)







50%

Fig. 19 – Waveforms for t_{THL} and t_{TLH} (AND).






Fig. 20 – Test circuit for tpZL, tpZH, tpLZ, and tpHZ (AND).



INPUT

Fig. 21 – Waveforms for t_{PZL}, t_{PZH}, t_{PLZ}, and t_{PHZ} (AND).



Dimensions and ped layout for CD4048BH.

Dimensions in perentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated